https://www.mdu.se/

mdu.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Optimizing Resources in Real-time Scheduling for Fault Tolerant Processors
Amrita Vishwa Vidyapeetham, Coimbatore, India.
AERB-Safety Research Institute, Kalpakkam, India.
Mälardalen University, School of Innovation, Design and Engineering.ORCID iD: 0000-0001-5269-3900
2010 (English)In: 2010 1st International Conference on Parallel, Distributed and Grid Computing, PDGC - 2010, 2010, p. 101-106Conference paper, Published paper (Refereed)
Abstract [en]

The safety critical systems used in avionics, nuclear power plants and emergency medical equipments have to meet stringent reliability and temporal demands. Such demands are met with fault tolerant mechanisms, such as hardware and software redundancy. In this paper, we consider a safety critical application, the dual redundant onboard computer(OBC) system of the Indian Satellite Launch Vehicle and propose a scheme to optimize the onboard computing resources without detracting from the system reliability requirements. The redundancy is dealt with at the task allocation level and the slack generated, is used for allocation of more computational tasks, making the scheme very attractive in terms of efficient management of resources. The scheme of task allocation combined with real-time scheduling using Rate Monotonic(RM) and Earliest Deadline First(EDF) provide more programming flexibility and efficiently utilize the system resources. The scheme when implemented gives an efficient offline task allocation for fault-free conditions and flexible fault tolerance strategy during processor failure. The proposed scheme is compared with a traditional dual scheme. The implementation is experimented with a simulation and evaluated using performance metrics to illustrate the enhanced performance capability of the approach. This scheme, extended to multiprocessors with generic features can lead to tremendous throughput in terms of performance and costs. The contributions of this work are a system level algorithm for the implementation of real-time task allocation and scheduling.

Place, publisher, year, edition, pages
2010. p. 101-106
National Category
Engineering and Technology
Identifiers
URN: urn:nbn:se:mdh:diva-10876DOI: 10.1109/PDGC.2010.5679598Scopus ID: 2-s2.0-79551553061ISBN: 978-142447672-5 (print)OAI: oai:DiVA.org:mdh-10876DiVA, id: diva2:369215
Conference
2010 1st International Conference on Parallel, Distributed and Grid Computing, PDGC - 2010; Solan; India; 28 October 2010 through 30 October 2010
Note

Acceptance ratio less than 22%

Available from: 2010-11-10 Created: 2010-11-10 Last updated: 2025-10-10Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records

Punnekkat, Sasikumar

Search in DiVA

By author/editor
Punnekkat, Sasikumar
By organisation
School of Innovation, Design and Engineering
Engineering and Technology

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 131 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf